Introduction
Silicon tin (Si 1−x Sn x ) alloys are a promising material for nextgeneration group-IV electronics because of the ability to control their energy band-gap and thermal conductivity by the Sn content. It was theoretically predicted that Si 1−x Sn x possesses a direct band-gap in the optical communication band (typical wavelength range: 1.0-1.6 μm) at a sufficiently high Sn content. [1] [2] [3] [4] [5] [6] [7] [8] In addition, Sn atoms incorporated in the Si lattice significantly influenced phonon scattering related to thermal transport; 9, 10) this enables the realization of high-performance thermoelectric generators. Although, there are several difficulties to synthesis of Si 1−x Sn x alloys, that is the large (∼20%) mismatch between the Si and α-Sn lattices and the extremely low thermal-equilibrium solubility of Sn in Si (0.1% at 1066°C), 11) many researchers have developed advanced crystal growth techniques enabling Si 1−x Sn x layers on Si [11] [12] [13] [14] [15] [16] [17] or Ge 1−x Sn x (x = 0.02-0.045) 3) surfaces. However, until quite recently, the relevant optical properties, such as energy bandgap and valence-band offset, essential for designing of the device application had not been experimentally understood.
We recently grew Si 1−x Sn x layers on insulators 18) or semiconducting substrates (Si, Ge, and InP) 19) using solid-phase crystallization (SPC) or solid-phase epitaxy (SPE), respectively, and discussed their optical properties obtained experimentally. It was revealed that the valence-band offset Si 1−x Sn x relative to Si showing an upward-bowing tendency when plotted against the Sn content. 19) Specifically, the offset value of ∼0.7 eV and ∼0.8 eV was obtained for the Sn content of ∼20% and ∼40%, respectively. These values are larger than the valence-band offset of Ge relative to Si (0.48 eV); 20) this triggers the idea for the use of Si 1−x Sn x as a source material in Si-based tunnel field-effect transistors (TFETs), instead of the Ge source. References 21 and 22 claimed that the Ge source TFETs are expected to provide higher tunneling current, because of type-II staggered band alignment between Ge and Si, 23) and demonstrated an excellent device characteristic with a high on/off current ratio (>2 × 10 7 ) as well as a minimum subthreshold swing (28 mV dec
) at room temperature for the p + -Ge/strained-Si hetero-junction TFETs. 22) However, the on-current is still smaller than conventional metal-oxide-semiconductor field-effect transistors; thus, an idea must be devised to increase the on-current.
Under such a background, we propose the use of Si 1−x Sn x as the TFET source, expecting to enhance the on-current due to an increase tunneling probability from the valence-band maximum of Si 1−x Sn x to the conduction-band minimum of strained-Si. Crystal growth of Si 1−x Sn x has already been reported as mentioned above; however, the doping effect on crystallographic and electric properties for Si 1−x Sn x has not been obtained. In this paper, we present an SPC study on heavily Ga-doped amorphous Si 1−x Sn x layers (a-Si 1−x Sn x ) with a Sn content of 10% deposited on a Si-on-insulator (SOI) substrate. The Si 1−x Sn x layers were grown on tensilestrained SOI substrates with different biaxial strain of 0%, 0.8%, and 1.1%. In the analyses of Raman scattering spectroscopy and X-ray diffraction (XRD), peak shifts associated with the enhancement of substitutional Sn content were observed in all samples, and their behaviors depending on the growth temperatures and the substrate strains were systematically analyzed. In addition, a valence-band offset resulting from the Sn substitution was evaluated using hard X-ray photoelectron spectroscopy (HAXPES) measurements. These results provide some guidance in designing future Si 1−x Sn x source TFETs but also optoelectronic devices and thermoelectric generators.
Experimental methods
A (001)-oriented SOI chip (top Si thickness: 11 nm, buried oxide thickness: 25-145 nm) was used as the substrate. The top Si layers have a biaxial tensile strain of 0%, 0.8%, and 1.1%. The substrates were cleaned in an alkali solution (NH 4 OH : H 2 O 2 : H 2 O = 1 : 6 : 20), sequential a 1% HF solution. Then, a 50-nm-thick a-Si 0.9 Sn 0.1 layer with a Ga dopant was deposited on the substrates at room temperature using a molecular beam deposition system with a base pressure of 10 −7 -10 −8 Pa. The target Ga concentration was chosen as 10 21 cm −3 . After re-cleaning the substrate surfaces in 1% HF solution, a 10-nm-thick SiO 2 capping layer was deposited on the a-Si 0.9 Sn 0.1 layers. Finally, these samples were annealed in dry N 2 ambient at various temperatures ranging from 350 to 500°C for 1 min to crystallize the Si 1−x Sn x layers.
We used Raman scattering spectroscopy (Nanophoton RAMAN-11, wavelength: 532 nm) and XRD (Rigaku, RINT 2100) using a Cu Kα (λ = 0.154056 nm) source to identify the crystallinity as well as the substitutional Sn content (x) in Si 1−x Sn x crystals, the Hall effect measurement system with the van der Pauw method to identify the electrical property, and finally HAXPES under synchrotron radiation (hν = 7939 eV) at a beam line of BL47XU in the SPring-8 facility to evaluate the valence-band offset of the Si 1−x Sn x /Si heterostructures.
Results and discussion
To examine the SOI-strain-dependent growth, Nomarski optical microscopy was performed on the a-Si 1−x Sn x layers of different tensile strains, different annealing temperatures (T a ), and fixed annealing time. They are summarized in Fig. 1 . As explained later, the Si 1−x Sn x layers in these samples were crystallized. For Si 1−x Sn x layers grown on unstrained SOI, close-packed island regions (diameter: ∼50 μmf) and Sn precipitations at the boundaries were clearly observed at higher T a (⩾450°C). XRD analyses suggested that the crystal structure of the precipitated Sn is tetragonal (β-Sn). The Sn precipitation was suppressed with decreasing T a down to 300°C. With increasing the SOI strain, the critical temperature at which Sn precipitation does not occur increases, specifically, 450 and >500°C for the tensile strains of 0.8% and 1.1%, respectively. The critical temperatures are consistent with the XRD results as explained later with Fig. 3 . Indeed, better surface morphologies are realized by choosing SOI substrate with a larger tensile strain and lower annealing temperature (T a ). Figure 2 shows selected Raman spectra within the wavenumber range of 440-540 cm −1 obtained from the Si 1−x Sn x layers grown on the 0.8%-strained SOI substrates; the experimental results are represented by a fitting indicated by solid curves. Three peaks associated with Si-Si vibration modes in the amorphous Si 1−x Sn x layer (469.4 cm −1 ), the strained Si layer (513.5 cm −1 ), and underlying Si substrate (520.0 cm −1 ) were observed for the as-deposited sample. This indicates that an amorphous phase is dominant in the Si 1−x Sn x layer as-deposited at room temperature. By annealing at 300°C, an additional peak, which is associated with Si-Si vibration modes in the crystallized Si 1−x Sn x layer, is clearly observed around 507.5 cm −1 (red dashed curve), while the broad peak also remains at 476.4 cm −1 . This result suggests that the amorphous layer still remains in the crystallized layer. With increasing T a , the peak position of the crystallized Si 1−x Sn x layer shifts to higher wavenumbers and the FWHM becomes narrow. It is found that the peak position obtained from the sample annealed at 500°C shifts (by Δω = −4.9 cm −1 ) to a lower wavenumber from that for bulk Si substrate. The shifted value is related to a substitutional Sn content (x). Although a comprehensive Raman study for Si 1−x Sn x has not as yet been conducted experimentally, we can roughly estimate x from recent molecular dynamics simulations reported by Ref. 10 where Δω (cm −1 ) = −161.59x was obtained for Si-Si vibration mode in Si 1−x Sn x . From the equation, we obtained 7.7%, 4.3%, and 3.0% for T a = 300, 450, and 500°C, respectively. Figure 3 shows grazing angle XRD profiles obtained from the Si 1−x Sn x layers grown on the 0.8%-strained SOI substrates. The incident angle of X-ray to the sample surface was 2.823°; hence, we can see a strong peak of Si 311 Bragg reflection at a diffraction angle of 56.115°, which is associated with an underlying Si substrate. For T a = 300°C, two diffraction peaks around 28°and 47°were observed. With increasing T a , these peaks slightly shift to a larger diffraction angle; additional four peaks associated with β-Sn (indicated as open triangles) were observed for T a = 500°C. The diffraction angles around 28°and 47°are smaller than those of Si 111 and 220 Bragg reflection; hence, these peaks are assigned to Si 1−x Sn x 111 and 220 in the polycrystalline layers. In our recent calculation based on density functional theory, 7) the lattice constant of Si 8−n Sn n hardly deviated from Vegard's law, consistent with previous calculations.
3) Accordingly, we calculated the lattice constant from the peak position of the Si 1−x Sn x 111 and then corresponding substitutional Sn content was estimated from Vegard's law. As a result, we obtain 4.0%, 2.8%, and 1.7% for T a = 300, 450, and 500°C, respectively.
Comparison between the substitutional Sn content estimated with XRD analyses and that with Raman analyses for different SOI strains, different T a , and fixed annealing time is shown in Fig. 4 ; the fill color in the symbol corresponds to a difference of T a . Although the substitutional Sn contents estimated by Raman analyses show a high tendency compared with those estimated by XRD analyses for some samples (especially for the Si 1−x Sn x layer grown on the 0.8%-strained SOI at 300°C), these Sn contents are almost consistent. Also, it was found that the substitutional Sn content is almost determined from T a , not the SOI strain, that is the lattice constant. In our previous study on the SPC of a-Si 1−x Sn x on insulators, 18) it was revealed that substitutional Sn content in the grown polycrystalline layers was uniquely determined from T a regardless of the initial Sn content. In contrast, in our previous study on the SPE of a-Si 1−x Sn x on Si, Ge, and InP substrates, 19) it was revealed that substitutional Sn content in the grown epitaxial layers was uniquely determined from the lattice constant of the underlying substrate regardless of the initial Sn content. Taking the crystallinity obtained in the present study that is polycrystal instead of single crystal into consideration, the decrease in the substitutional Sn content by T a is reasonable.
The valence-band offsets in the Si 1−x Sn x layers were determined using HAXPES measurements, as with the case of Ge 1−x−y Si x Sn y /Ge heterostructures. 24) Figure 5 shows the valence-band spectra taken for the Si 1−x Sn x layer grown on the 0.8%-strained SOI substrates at different T a , where the top SiO 2 capping layers and precipitated Sn atoms were etched off before the observation. The binding energy of each spectrum was firstly calibrated by the peak position of the Si 1s core-level spectrum, and then the origin of the energy corrected by the valence-band edge of a Si substrate. The valence-band edge was obtained as the energy intercept of an intensity versus energy plot, which was fitted by the leastsquares method. The intercept was highest in the Si substrate and decreased for the Ga-doped Si 1−x Sn x layers, indicating that the valence-band maximum was higher in the Si 1−x Sn x layer than in pure Si. Figure 6 presents the valence-band offset relative to Si (ΔE v ) in the Ga-doped Si 1−x Sn x layers with different substitutional Sn contents and different Hall hole concentrations, where our previous data on undoped Si 1−x Sn x layers are also plotted for comparison. 19) The Sn content and the hole concentration were roughly estimated values with Raman and Hall effect measurements, respectively. It is found that the ΔE v for the Ga-doped Si 1−x Sn x layers was nearly constant regardless of the Hall hole concentration over the experimental range. Moreover, from the orthogonal projection on the plane with Sn content and ΔE v , we can say that the ΔE v for the Ga-doped Si 1−x Sn x layers agrees with the previous trend for the undoped one. In other words, the ΔE v was not determined by the hole concentration but is determined by the Sn content. In this way, a simultaneous realization of a sufficiently high Hall hole concentration (>10 20 cm −3 ) and a relatively high ΔE v (∼0.5 eV) has been achieved by SPC for heavily Ga-doped Si 1−x Sn x layers with the substitutional Sn content less than 5%. The Si 1−x Sn x layer with the Sn content of 5% theoretically possess almost the same band-gap energy (∼1.05 eV) with pure Si (∼1.15 eV) . 25) Consequently, the heterostructure between the Si 1−x Sn x and Si could realize a type-II staggered band alignment essential for p-type TFETs. The is quite informative for the p-type TFET operation because a high Sn content results decrease in the conduction-band minimum, causing an increase in the leakage current.
Conclusions
We investigated the effect of SPC temperature and lattice constant of an underlying substrate on the crystallographic and electrical characteristics of Ga-doped Si 1−x Sn x layers grown on tensile-strained SOI substrates. Raman and XRD analyses revealed that the substitutional Sn content in the Si 1−x Sn x layers was almost determined from SPC temperature not the lattice constant, suggesting polycrystalline growth; specifically, approximately 2%-3% of Sn atoms were substituted into the Si lattice after annealing at 450°C for 1 min. P-type conduction and a relatively high Hall hole concentration over 10 20 cm −3 was observed for Si 1−x Sn x layers with the initial Ga concentration of 10 21 cm −3 . We also found that ΔE v determined by the Sn content regardless of the Ga doping. Even for the Sn content less than 5%, a relatively high ΔE v around 0.5 eV could be obtained, which would be quite beneficial for Si 1−x Sn x source TFETs. We believe that the present study is the first step towards the integration of Si 1−x Sn x source TFETs on Si chips.
